🧠 What is RTL to GDSII?
RTL (Register Transfer Level) — The design described in hardware description languages like Verilog or VHDL.
GDSII (Graphic Data System II) — The final layout file format used for chip fabrication (mask generation).
The process between them transforms the logical design into a physical layout ready for manufacturing.
⚙️ Step-by-Step RTL to GDSII Flow
1. RTL Design and Simulation
Input: Verilog/VHDL RTL code.
Goal: Verify logical correctness.
Tasks:
Write synthesizable RTL code.
Run testbenches to verify functionality (using simulators like VCS, ModelSim, or Questa).
Perform linting and code checks (SpyGlass, Ascent Lint).
2. Synthesis
Tool: Synopsys Design Compiler, Cadence Genus, etc.
Input: RTL + Constraints (.sdc).
Output: Gate-level netlist.
Tasks:
Convert RTL into logic gates using standard cell libraries.
Apply timing constraints (clock definitions, I/O delays, etc.).
Optimize for area, speed, and power.
Generate synthesis reports (timing, area, power).
Checks:
Logical equivalence check (LEC) between RTL and netlist.
3. Design for Test (DFT) Insertion
Tool: Synopsys DFT Compiler, Cadence Modus, etc.
Input: Gate-level netlist.
Output: Netlist with scan chains/test structures.
Tasks:
Insert scan chains for testability.
Add BIST (Built-In Self-Test) or boundary scan if required.
Generate test coverage reports.
4. Floorplanning
Tool: Cadence Innovus, Synopsys ICC2.
Input: DFT-inserted netlist + Technology LEF/DEF.
Tasks:
Define core area, IO placement, and macro placement.
Power planning: design power/ground rings and straps.
Clock distribution plan.
Output: Floorplan DEF file.
5. Power Planning
Goal: Ensure sufficient power delivery and low IR drop.
Tasks:
Insert power rings, stripes, and grids.
Verify power connectivity and integrity.
Plan for decoupling capacitors.
6. Placement
Tasks:
Place standard cells inside the core area.
Optimize placement for timing and congestion.
Outputs:
Placement DEF.
Timing and congestion reports.
7. Clock Tree Synthesis (CTS)
Goal: Distribute the clock evenly across all flip-flops.
Tasks:
Insert clock buffers/inverters.
Balance clock skew and latency.
Check for hold/setup violations.
Output: Post-CTS DEF/netlist.
8. Routing
Tasks:
Connect all signals and power nets.
Perform global routing, then detailed routing.
Fix design rule violations (DRC).
Outputs:
Routed DEF/GDSII.
Timing and congestion reports.
9. Physical Verification
Tools: Mentor Calibre, Synopsys IC Validator.
Steps:
DRC (Design Rule Check): Ensure layout meets fabrication rules.
LVS (Layout vs. Schematic): Ensure layout matches netlist.
Antenna Check: Ensure long interconnects do not damage transistors.
10. Static Timing Analysis (STA)
Tool: Synopsys PrimeTime, Cadence Tempus.
Goal: Verify timing closure.
Tasks:
Check setup and hold times across all corners.
Perform multi-mode, multi-corner (MMMC) analysis.
Fix violations by resizing buffers, re-routing, etc.
11. Power and Signal Integrity Checks
Tasks:
IR drop analysis: Verify voltage drop on power nets.
EM (Electromigration) analysis: Ensure metal reliability.
Crosstalk analysis: Verify signal noise margins.
12. Final Signoff
Includes:
Final DRC/LVS clean.
Timing closure verified.
Power integrity verified.
All ECO (Engineering Change Orders) implemented.
Output: Final verified GDSII file.
13. Tapeout
Output: GDSII + supporting files (timing libraries, netlists, etc.)
Sent to: Foundry for mask generation and chip fabrication.
📁 Summary of Key Outputs at Each Stage
Stage Input Output
RTL Design RTL Code Verified RTL
Synthesis RTL + Constraints Gate-level Netlist
DFT Gate-level Netlist Scan-inserted Netlist
Floorplan Netlist + Libraries Floorplan DEF
Placement Floorplan DEF Placed DEF
CTS Placed DEF Clocked Netlist
Routing Clocked Netlist Routed DEF/GDSII
Verification Routed DEF DRC/LVS/Timing Reports
Tapeout Verified Layout GDSII for Fabrication
Learn VLSI Training in Hyderabad
Read More
Top Mistakes Beginners Make in Verilog
Simulating Verilog Code using ModelSim
VHDL Basics: Syntax and Structure
Visit Our Quality Thought Training Institute in Hyderabad
Subscribe by Email
Follow Updates Articles from This Blog via Email
No Comments