🧩 1. Placement
🔹 Definition
Placement is the process of assigning precise physical locations to all standard cells and macros inside the chip’s core area.
The goal is to arrange all logic cells on the chip so that the design meets timing, area, and power constraints while maintaining routability.
🔹 Stages of Placement
Pre-Placement (Setup)
The floorplan, power grid, and clock tree constraints are already defined.
Placement blockages and regions are identified.
Global Placement
Cells are roughly placed based on connectivity to minimize total wire length.
Overlaps between cells are allowed at this stage.
Detailed Placement
Fine-tuning the cell locations.
Removes overlaps and aligns cells to legal rows (called legalization).
Post-Placement Optimization
Optimizes for timing, power, and congestion.
Uses techniques like cell swapping, buffering, and resizing.
🔹 Objectives of Placement
Minimize total wire length (to reduce delay and power).
Meet timing constraints (setup and hold times).
Reduce congestion (ensure sufficient routing space).
Ensure power and thermal balance.
🔹 Challenges
High design complexity (millions of cells).
Balancing timing, congestion, and power simultaneously.
Handling multiple voltage and clock domains.
🧵 2. Routing
🔹 Definition
Routing is the process of creating physical interconnections (wires) between the placed cells according to the logical (netlist) connections.
It defines metal paths for signals, power, and clocks on different layers of the chip.
🔹 Stages of Routing
Global Routing
Divides the chip into regions (called routing tiles).
Determines approximate routing paths between cells.
Estimates congestion and guides detailed routing.
Detailed Routing
Connects individual nets exactly on specified metal layers.
Follows design rules (minimum spacing, width, via rules, etc.).
Ensures no shorts or opens between wires.
Post-Routing Optimization
Fixes timing violations (by re-buffering or re-routing).
Performs Design Rule Check (DRC) and Layout Versus Schematic (LVS) verification.
🔹 Objectives of Routing
Achieve 100% connectivity between all nets.
Minimize crosstalk and noise coupling.
Maintain signal integrity and timing closure.
Follow manufacturing design rules.
🔹 Challenges
Routing congestion in dense designs.
Meeting timing while minimizing wire length.
Managing signal integrity (especially for high-speed signals).
Dealing with multiple metal layers and via resistance.
🔹 Comparison: Placement vs. Routing
Aspect Placement Routing
Purpose Decide where each cell goes Decide how connections are made
Input Floorplan, netlist Placed netlist
Output Placed design (no wires) Routed layout (with wires)
Focus Cell arrangement Wire connections
Tools Placement engines Routing engines
Main Goals Minimize wire length & meet timing Ensure connectivity & obey design rules
🔹 Analogy
Think of placement as arranging furniture in a house (where each piece goes), and routing as laying out the electrical wiring between them — making sure every light switch, plug, and appliance is properly connected without crossing wires or overloading circuits.
Learn VLSI Training in Hyderabad
Read More
Power Planning and Clock Tree Synthesis
What is Floorplanning in VLSI?
Synthesis using Design Compiler
Visit Our Quality Thought Training Institute in Hyderabad
Subscribe by Email
Follow Updates Articles from This Blog via Email
No Comments